

<b>Notice of References Cited</b>	Application/Control No. 10/650,601	Applicant(s)/Patent Under Reexamination LIN, SHI-CHI	
	Examiner José R. Díaz	Art Unit 2815	Page 1 of 1

**U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-5,217,920 A	06-1993	Mattox et al.	438/431
	B	US-6,093,611 A	07-2000	Gardner et al.	438/295
	C	US-6,436,791 B1	08-2002	Lin et al.	438/424
	D	US-5,130,268 A	07-1992	Liou et al.	438/425
	E	US-5,110,755 A	05-1992	Chen et al.	438/409
	F	US-4,758,531	07-1988	Beyer et al.	438/429
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

**FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N	JP 04217342 A	08-1992	Japan	KO, KOICHIRO	H01L 21/76
	O	JP 57202756 A	12-1982	Japan	IWAI, HIROSHI	H01L 21/76
	P					
	Q					
	R					
	S					
	T					

**NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Wolf et al., Silicon Processing for the VLSI Era, Vol. 1-Process Technology, 1986, Lattice Press, Vol. 1, pages 155-158
	V	
	W	
	X	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.